Author |
Message |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Thu Oct 30, 2008 6:10 pm Post subject:
|
 |
|
frijitz wrote: |
I'm having trouble understanding that circuit. Aren't T1 and D2 biased on all the time? I don't see how the FET gets pinched off.
|
Isn't T1 an emitter follower?
Assuming a single-sided supply (+V) to the XR2206 (as in the XRVCO
schematics), the timing capacitors sit around V+/2.
When there's no sync pulse, Vg = 0V-Vdiode So Vgs should be -6V (less than Vp and pinched-off).
With a +V sync pulse, Vg should rise to +V-Vbe-Vdiode and Vgs is in the saturation region and conducting, shorting out the timing caps.
Does that sound correct? |
|
Back to top
|
|
 |
frijitz
Joined: May 04, 2007 Posts: 1734 Location: NM USA
Audio files: 54
|
Posted: Thu Oct 30, 2008 10:01 pm Post subject:
|
 |
|
BOB-SNARE wrote: | Assuming a single-sided supply (+V) to the XR2206 (as in the XRVCO schematics), the timing capacitors sit around V+/2.
When there's no sync pulse, Vg = 0V-Vdiode So Vgs should be -6V (less than Vp and pinched-off).
With a +V sync pulse, Vg should rise to +V-Vbe-Vdiode and Vgs is in the saturation region and conducting, shorting out the timing caps.
Does that sound correct? |
Ah, thanks. I didn't understand that the cap voltage is always close to V+/2.
Ian |
|
Back to top
|
|
 |
bugbrand

Joined: Nov 27, 2005 Posts: 846 Location: Bristol, UK
Audio files: 1
G2 patch files: 1
|
Posted: Fri Oct 31, 2008 12:55 am Post subject:
|
 |
|
Hey Ian - your reply got me puzzled/worried -- I can't pretend to know much about JFets and had figured things in an empirical manner!
Thanks for the explanation Bob - I should look into the details of that to get a better understanding of the workings.
Cheers both. _________________ http://www.bugbrand.co.uk
http://www.bugbrand.blogspot.com |
|
Back to top
|
|
 |
Luka

Joined: Jun 29, 2007 Posts: 1003 Location: Melb.
|
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
|
Back to top
|
|
 |
Luka

Joined: Jun 29, 2007 Posts: 1003 Location: Melb.
|
|
Back to top
|
|
 |
Luka

Joined: Jun 29, 2007 Posts: 1003 Location: Melb.
|
|
Back to top
|
|
 |
cthulu

Joined: Feb 07, 2009 Posts: 56 Location: Göteborg, Sweden
|
Posted: Wed Feb 11, 2009 3:23 pm Post subject:
|
 |
|
I'm not good with trannies really, but I think it would want you to add a resistor to ground (or V+???)...
A DC path between the gate and the cap. |
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Wed Feb 11, 2009 5:33 pm Post subject:
|
 |
|
Luka wrote: | ok after reading a few things and checking out some other examples of sync here is my first implementation of syncing this circuit. i have not bredboarded it yet the parts are on route from futurlec as we speak (so might be another month )
im wondering if i have to condition the incoming sync signal.
should i send it to a comperator or buffer and then feed that into the jfet
any comments would be awesome |
Apart from controlling Vgs on the nFET properly, Vgs < Vp (pinchoff voltage) to turn off the FET. Look at the quoted examples
http://electro-music.com/forum/viewtopic.php?highlight=sync&t=28182
The cap shorting method doesn't reset up/down direction.
The comparator (bottom right op-amp) has hysteresis, so when the cap is shorted out, the integrating op-amp (bottom left) output goes to 0V, which is effectively mid-level for a bi-polar output and the state of the comparator will remain unchanged.
Cheers |
|
Back to top
|
|
 |
widdly
Joined: Jun 25, 2007 Posts: 268 Location: singapore
G2 patch files: 2
|
|
Back to top
|
|
 |
Luka

Joined: Jun 29, 2007 Posts: 1003 Location: Melb.
|
Posted: Wed Feb 11, 2009 10:31 pm Post subject:
|
 |
|
that looks great widdly but i dont have a PIC burner and im kinda keen to nut out this problem on the schem i have at the moment.
thanks bob-s
ill try tom's example
it looks pretty good _________________ problemchild
melbourne australia
http://cycleofproblems.blogspot.com/
http://www.last.fm/user/prblmchild |
|
Back to top
|
|
 |
|