


CV INPUT



[Hal Chamberlin, *Musical Applications of Microprocessors*, 2nd ed., Ch.6, Pg. 187-8, "Linear Control Input"]


Converts the CV inputs to an exponentially proportional current which controls the gain of the oscillator cores OTA. Q2 and Q3 form a long-tailed pair, with the rest of this blocks circuitry belonging to its current source and HF trimmer.

Linear frequency modulation is achieved by varying the current to the LTP.
This can be seen in the equation for output current (See Xonik – Synth Theory):


$$I_{\text{Amp_Bias}} = I_{\text{(current source)}} * e^{(-V_{\text{(CV_Scaled)}} / V_{\text{(T)}})},$$

where Q3's output current is directly proportional to the current supplied by the LTP's current source, but follows an exponential curve relative to the CV.

[René Schmitz, A tutorial on exp converters and temp compensation, www.schmitzbits.de/expo_tutorial/index.html;
North Coast Synthesis Ltd., Exponential converters and how they work, northcoastsynthesis.com/news/exponential-converters-and-how-they-work/;
Xonik Devices, Synth Theory, www.xonik.no/]



FLAGS



The diagram shows a three-stage voltage divider circuit. It starts with a +15V input connected to a 100nF capacitor (C11) to ground. The output of C11 goes through a 10μF capacitor (C13) and a 10nF capacitor (C9) to a node labeled V+. This node is connected to the non-inverting input (+) of a TL074 op-amp (U4E). The op-amp's output is connected to another 10μF capacitor (C14) and a 10nF capacitor (C8) to a second node labeled V+. This second node is connected to the non-inverting input (+) of a second TL074 op-amp (U3E). The output of U3E is connected to a third 10μF capacitor (C6) and a 10nF capacitor (C5) to a final output node labeled V+. A -15V supply is shown at the bottom, connected to the inverting inputs (-) of both op-amps.

POWER INPUT

Doepfer 16-pin,
2.54mm-pitch,
+15V+5V.

OTA Buffer
(not used)

U2D
LM13700

Conn_02x08_Odd_Even

GATE 1 2 GATE

+5V CV 3 4 CV +5V

VCC 5 6 VCC

7 8

9 10


11 12

13 14


15 16

GND VEE VEE


PULSE (SQUARE) OUT



INTERNAL TRIANGLE



RAMP (SAWTOOTH) OUT



H1 MountingHole H2 MountingHole H3 MountingHole H4 MountingHole

Nathan Schmidt

Sheet: /
File: Thomas_Henry_555VCO.sch

Title: *Thomas Henry 555 VC0*

Size: USLetter	Date: 2021-07-24
KiCad E.D.A.	eeschema 5.1.9+dfsg1-1bpo10+1

Rev: 1.1
Id: 1/1