Author |
Message |
richardc64

Joined: Jun 01, 2006 Posts: 679 Location: NYC
Audio files: 26
|
Posted: Tue Oct 07, 2008 11:48 am Post subject:
|
 |
|
If existing CPLDs aren't dense enough for all 12 top octave notes, how about a set of, say, 3 chips, each covering 4 notes? Setting aside the top-octave obstacle, how about binary counters denser than the standard CMOS line, such as two independent 6-bit counters in a package?
And to whomever is bold (or crazed,) enough to attempt any of these schemes, please choose a package that doesn't need a $40 adapter to make it fit a .1"x.1" grid perfboard. _________________ Revenge is a dish best served with a fork... to the eye |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Tue Oct 07, 2008 12:39 pm Post subject:
|
 |
|
Whoever does the project should probably have PCBs made since you won't find a DIP CPLD.
I would be shocked if it didn't fit in the smallest CPLD available. |
|
Back to top
|
|
 |
Uncle Krunkus
Moderator

Joined: Jul 11, 2005 Posts: 4761 Location: Sydney, Australia
Audio files: 52
G2 patch files: 1
|
Posted: Tue Oct 07, 2008 2:02 pm Post subject:
|
 |
|
I'd much prefer to build it out of a dozen CMOS chips!
Why is that automatically not as good as a 50240?
It'd be a lot more fun.  _________________ What makes a space ours, is what we put there, and what we do there. |
|
Back to top
|
|
 |
blue hell
Site Admin

Joined: Apr 03, 2004 Posts: 24392 Location: The Netherlands, Enschede
Audio files: 296
G2 patch files: 320
|
Posted: Tue Oct 07, 2008 3:59 pm Post subject:
|
 |
|
It's just as good and even better in some aspects to build it from CMOS. It's a bit odd to do it that way in these times, but you'll learn good stuff from doing it, and soldering is a pretty relaxing thing to do. _________________ Jan
also .. could someone please turn down the thermostat a bit.
 |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Tue Oct 07, 2008 4:21 pm Post subject:
|
 |
|
Too big, too power hungry, too much margin for error, too much soldering.
I understand analog synths, but CMOS (used purely digitally) over programmable logic?  |
|
Back to top
|
|
 |
blue hell
Site Admin

Joined: Apr 03, 2004 Posts: 24392 Location: The Netherlands, Enschede
Audio files: 296
G2 patch files: 320
|
Posted: Tue Oct 07, 2008 4:30 pm Post subject:
|
 |
|
And where soldering is relaxing, programming fucks you up  _________________ Jan
also .. could someone please turn down the thermostat a bit.
 |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Tue Oct 07, 2008 4:33 pm Post subject:
|
 |
|
Ah, now I see. But I don't understand.  |
|
Back to top
|
|
 |
blue hell
Site Admin

Joined: Apr 03, 2004 Posts: 24392 Location: The Netherlands, Enschede
Audio files: 296
G2 patch files: 320
|
Posted: Tue Oct 07, 2008 4:52 pm Post subject:
|
 |
|
It is ok to not understand, trust me, I have experience in that.
Of course it's madness to build the thing with CMOS, but well, people just did it 20 years ago, so why not now, as an educational exercise ... as long as it's not driven by digi-fear  _________________ Jan
also .. could someone please turn down the thermostat a bit.
 |
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Tue Oct 07, 2008 5:17 pm Post subject:
|
 |
|
There's definitely some logic optimisation, that can be done to avoid 12 separate 9-bit counters. An interval of a 5th up is 1.5x the frequency.
e.g. for a 9-bit counter (@1MHz) a D is 426 cycles, and an A is 284 cycles
426 = 1.5*284
I'm just downloading the Xilinx webpack, and I can test out a simple design and see if it fits in a cheap 5V XC9572 CPLD. These come in PLCC packages (for those that fear surface mount). |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Tue Oct 07, 2008 5:42 pm Post subject:
|
 |
|
Yeah, you should be able to do it without any programming at all now that I think about it. Just schematic capture. |
|
Back to top
|
|
 |
Uncle Krunkus
Moderator

Joined: Jul 11, 2005 Posts: 4761 Location: Sydney, Australia
Audio files: 52
G2 patch files: 1
|
Posted: Tue Oct 07, 2008 10:41 pm Post subject:
|
 |
|
Blue Hell wrote: | It is ok to not understand, trust me, I have experience in that.
Of course it's madness to build the thing with CMOS, but well, people just did it 20 years ago, so why not now, as an educational exercise ... as long as it's not driven by digi-fear  |
It's not so much a case of fear as of exasperation. I don't care what anyone says, FPGAs, PICs, ATMELs etc. are just not user friendly. Unless you do that kind of thing everyday, they're just a big pain in the arse. I really wanted to get into them, I invested time, money and effort in sorting out a programmer, learning about PIC basic, building a test bed etc. etc. and then the world moves on, and the 16F84A and it's kind go out of fashion and everybody moves on. Programmer,.....now useless. PIC basic,......irrelevant. My interest,.......drained. At least CMOS still works the way it did twenty years ago.
People then start saying, "oh but it's so much easier than it was then!" So you try to make the effort to look into how it's done now.
Q: Which chip do you think I should use?
A: Have a look at this link
Q: What kind of programmer do people use now?
A: Have a look at this link
Q: How do you write the program?
A: Have a look at this link
So, if anybody's wondering why there are heaps of otherwise intelligent people out there who would rather solder up 20 chips than touch an FPGA with a bargepole.
A: Have a look at this link!  _________________ What makes a space ours, is what we put there, and what we do there. |
|
Back to top
|
|
 |
Rykhaard
Joined: Sep 02, 2007 Posts: 1290 Location: Canada
|
Posted: Tue Oct 07, 2008 10:48 pm Post subject:
|
 |
|
Uncle Krunkus wrote: |
So, if anybody's wondering why there are heaps of otherwise intelligent people out there who would rather solder up 20 chips than touch an FPGA with a bargepole.
A: Have a look at this link!  |
I'm with Unc. on this one. I've programmed in various versions of Basic since 1982 and taught myself C++ for a few weeks, a few years ago and understood various 8 bit assemblers that I studied on my own, in the 90's but ......
I me too, would much rather stick with the CMOS. (Never touched that dang ol' RTL, DTL or TTL schtuff. Jus' good ol' 'n newer CMOS.
So what if my new sequencer board I designed, came out to 6"x8". It wore still much easier to me, soldering all the chip sockets on, than learning a new language. For me - chips are just that much more immediate.  |
|
Back to top
|
|
 |
Coriolis

Joined: Apr 11, 2005 Posts: 616 Location: Stilling, Denmark
|
Posted: Wed Oct 08, 2008 12:04 am Post subject:
|
 |
|
Just to flog that ol' dead horse again:
IT'S DIY, RIGHT?
No doubt, from a commercial, parts-count, man-hours-to-solder, board-size, etc, perspective - CMOS isn't feasible.
No doubt, from a limited-time-for-hobby, choosing-between-soldering-or-programming-and-I-already-spend-my-workday-on-a-pc, kind of perspective - learning to program just isn't feasible...
How about the uC guys do a version of this, and the CMOS-guys do theirs?
Could be fun!
Besides, the whole sdiy community seems to get terribly teary-eyed over the demise of the TOG's about ten times a year, so why not make it happen?
Of course I'll be watching from the side, being neither a programmer or cmos whiz...
Erm..carry on!
C _________________ Some Rubber Stamp Sound Effects - and other sound effects |
|
Back to top
|
|
 |
Uncle Krunkus
Moderator

Joined: Jul 11, 2005 Posts: 4761 Location: Sydney, Australia
Audio files: 52
G2 patch files: 1
|
Posted: Wed Oct 08, 2008 12:22 am Post subject:
|
 |
|
Great attitude Coriolis!
We could all gain from what can be learned here.
Believe me, I'd love to get into programming chips again. If it didn't cost me half of my spare time, half of my spare cash, and half of my spare brain cells, I'd be there in a flash!
BTW One of the secret (not so secret now ) reasons for me wanting to do it with CMOS is that I'd like access to all those spare bits floating around! Dirty R/2R networks take up even more board space, and cost nothing! Yeah!! _________________ What makes a space ours, is what we put there, and what we do there. |
|
Back to top
|
|
 |
frijitz
Joined: May 04, 2007 Posts: 1734 Location: NM USA
Audio files: 54
|
Posted: Wed Oct 08, 2008 6:58 am Post subject:
|
 |
|
BOB-SNARE wrote: | There's definitely some logic optimisation, that can be done to avoid 12 separate 9-bit counters. An interval of a 5th up is 1.5x the frequency. |
In the tempered scale the ratio for a fifth is 2^(7/12) = 1.498. So at 1 kHz this would be 2 beats per second compared to the ratio of 1.5. Not too bad. But none of the other intervals are even that close.
Ian |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Wed Oct 08, 2008 9:25 am Post subject:
|
 |
|
Uncle Krunkus wrote: | BTW One of the secret (not so secret now ) reasons for me wanting to do it with CMOS is that I'd like access to all those spare bits floating around! Dirty R/2R networks take up even more board space, and cost nothing! Yeah!! |
Aha! The truth comes out.
That could also be done in a CPLD.  |
|
Back to top
|
|
 |
Uncle Krunkus
Moderator

Joined: Jul 11, 2005 Posts: 4761 Location: Sydney, Australia
Audio files: 52
G2 patch files: 1
|
Posted: Wed Oct 08, 2008 3:04 pm Post subject:
|
 |
|
I'm quite interested in the 40103, and I just need to get a few to start some experiments. I'm thinking of using those 8bits for the smallest divisor, and then using the carry out or precounting to add a bit or two as they are needed. That way, I would be squeezing the most functionality possible out of each chip. _________________ What makes a space ours, is what we put there, and what we do there. |
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Wed Oct 08, 2008 6:10 pm Post subject:
|
 |
|
frijitz wrote: |
In the tempered scale the ratio for a fifth is 2^(7/12) = 1.498. So at 1 kHz this would be 2 beats per second compared to the ratio of 1.5. Not too bad. But none of the other intervals are even that close.
|
Yep I know about Pythagorean tuning vs. Equal temperament.
Based on the 9-bit values that were spec'd on page 1, there is a maximum of a 1-bit error, using 1.5x ratio on 5 lowest frequencies to give the the top 5 out of 12. (C-E to give G-B). |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Mon Oct 13, 2008 6:23 pm Post subject:
|
 |
|
I didn't realize how few flip flops are in the smallest CPLD. I may have to eat my words about putting a top octave generator in such a small part.
But I still think it can be done.  |
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Mon Oct 13, 2008 6:36 pm Post subject:
|
 |
|
urbanscallywag wrote: | I didn't realize how few flip flops are in the smallest CPLD. I may have to eat my words about putting a top octave generator in such a small part.
But I still think it can be done.  |
Definitely I can fit the 8-bit table into a 72 flip-flop version and it comes in a PLCC44 package (i.e. sockets have pins which are on a .1" grid, so definitely possible to veroboard).
I haven't tried the 9-bit table but I think I could get that into the 108 flip-flop (XC95108) CPLD (but the smallest package is PLCC84). |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Mon Oct 13, 2008 6:37 pm Post subject:
|
 |
|
What are you using a table for?
And are you using VHDL, Verilog, or schematic capture? |
|
Back to top
|
|
 |
BOB-SNARE
Joined: Sep 26, 2008 Posts: 30 Location: Australia
|
Posted: Mon Oct 13, 2008 7:00 pm Post subject:
|
 |
|
urbanscallywag wrote: | What are you using a table for?
|
By table, I meant the "magic" sequence that Scott posted before, not a LUT.
Quote: |
And are you using VHDL, Verilog, or schematic capture? |
VHDL |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Mon Oct 13, 2008 10:21 pm Post subject:
|
 |
|
Cool.
9 flip flops for the main counter, and 13 flip flops for the outputs. 10 flip flops left.
Excuse me while I brush up on some fancy combinational logic...or switch to FPGA.  |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Mon Oct 13, 2008 10:38 pm Post subject:
|
 |
|
I didn't know much about top octave synths before looking into them a little today, but it seems like other dividers are needed to generate 5 octaves of each of the 12 or 13 notes. These should probably be included in a CPLD/FPGA solution, right?
That way I could get away with using something bigger than the smallest CPLD  |
|
Back to top
|
|
 |
urbanscallywag

Joined: Nov 30, 2007 Posts: 317 Location: sometimes
|
Posted: Mon Oct 13, 2008 11:27 pm Post subject:
|
 |
|
I think the entire TOG + 13-5 octave dividers would fit into a $13 chip. It would require a small PCB to go along with it. Add in power regulation etc and this is getting expensive fast.
Sorry, I appear to have spoken before I knew enough about the problem earlier. |
|
Back to top
|
|
 |
|